


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((amplifier and (biasing or bias) and offset and integrated)<in>metadata)"



Your search matched 61 of 1171917 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.[» View Session History](#)[» New Search](#)[» Key](#)

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

((amplifier and (biasing or bias) and offset and integrated)<in>metadata)

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

Select Article Information

View: 1-

- | | |
|--------------------------|--|
| <input type="checkbox"/> | <p>1. A low-noise low-offset capacitive sensing amplifier for a 50-μg/μg radic/H CMOS MEMS accelerometer
 Jiangfeng Wu; Fedder, G.K.; Carley, L.R.;
 Solid-State Circuits, IEEE Journal of
 Volume 39, Issue 5, May 2004 Page(s):722 - 730
 AbstractPlus References Full Text: PDF(696 KB) IEEE JNL</p> |
| <input type="checkbox"/> | <p>2. Linearized high efficiency HBT MMIC dual band power amplifier module for L-bar
 Noh, Y.S.; Park, C.S.;
 Microwave Conference, 2001. APMC 2001. 2001 Asia-Pacific
 Volume 3, 3-6 Dec. 2001 Page(s):1295 - 1298 vol.3
 AbstractPlus Full Text: PDF(287 KB) IEEE CNF</p> |
| <input type="checkbox"/> | <p>3. Micro-power low-offset instrumentation amplifier IC design for biomedical syster
 Chih-Jen Yen; Wen-Yaw Chung; Mely Chen Chi;
 Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and S
 Fundamental Theory and Applications, IEEE Transactions on]
 Volume 51, Issue 4, April 2004 Page(s):691 - 699
 AbstractPlus References Full Text: PDF(448 KB) IEEE JNL</p> |
| <input type="checkbox"/> | <p>4. Noise optimization of BiCMOS operational amplifiers
 Aho, J.; Halonen, K.;
 Circuits and Systems, 1990., IEEE International Symposium on
 1-3 May 1990 Page(s):3201 - 3204 vol.4
 AbstractPlus Full Text: PDF(388 KB) IEEE CNF</p> |
| <input type="checkbox"/> | <p>5. A high-performance autozeroed CMOS opamp with 50 μV offset
 Krummenacher, F.; Vafadar, R.; Ganesan, A.; Valence, V.;
 Solid-State Circuits Conference, 1997. Digest of Technical Papers. 44th ISSCC., 1997
 International
 6-8 Feb. 1997 Page(s):350 - 351, 483
 AbstractPlus Full Text: PDF(468 KB) IEEE CNF</p> |
| <input type="checkbox"/> | <p>6. An offset compensation technique for latch type sense amplifiers in high-speed I SRAMs
 Singh, R.; Bhat, N.;
 Very Large Scale Integration (VLSI) Systems, IEEE Transactions on</p> |

Volume 12, Issue 6, June 2004 Page(s):652 - 657

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(232 KB\)](#) IEEE JNL

- ☐ **7. Temperature stability of a CMOS operational amplifier**
Girgis, A.; Rizkalla, M.E.; Holdmann, M.M.;
Circuits and Systems, 1990., Proceedings of the 33rd Midwest Symposium on
12-14 Aug. 1990 Page(s):689 - 691 vol.2
[AbstractPlus](#) | Full Text: [PDF\(188 KB\)](#) IEEE CNF
- ☐ **8. An offset-compensated wide-bandwidth CMOS current-feedback operational amp**
Djebbi, M.; Assi, A.; Sawan, M.;
Electrical and Computer Engineering, 2003. IEEE CCECE 2003. Canadian Conference
Volume 1, 4-7 May 2003 Page(s):73 - 76 vol.1
[AbstractPlus](#) | Full Text: [PDF\(352 KB\)](#) IEEE CNF
- ☐ **9. Microelectronic system for Hall sensor power measurements**
De Venuto, D.; Blagojevic, M.; Kayal, M.;
Electronic Design, Test and Applications, 2004. DELTA 2004. Second IEEE Internation
28-30 Jan. 2004 Page(s):355 - 359
[AbstractPlus](#) | Full Text: [PDF\(656 KB\)](#) IEEE CNF
- ☐ **10. An automatic offset compensation scheme with ping-pong control for CMOS ope
amplifiers**
Chong-Gun Yu; Geiger, R.L.;
Solid-State Circuits, IEEE Journal of
Volume 29, Issue 5, May 1994 Page(s):601 - 610
[AbstractPlus](#) | Full Text: [PDF\(948 KB\)](#) IEEE JNL
- ☐ **11. An offset compensated CMOS current-feedback operational-amplifier**
Zhu, J.; Sawan, M.; Arabi, K.;
Circuits and Systems, 1995. ISCAS '95., 1995 IEEE International Symposium on
Volume 3, 28 April-3 May 1995 Page(s):1552 - 1555 vol.3
[AbstractPlus](#) | Full Text: [PDF\(308 KB\)](#) IEEE CNF
- ☐ **12. Op amp combining precision, high speed, and high output current drive for ± 5 -V
operation**
Ngo, T.; Hester, R.;
Solid-State Circuits, IEEE Journal of
Volume 25, Issue 3, Jun 1990 Page(s):856 - 862
[AbstractPlus](#) | Full Text: [PDF\(524 KB\)](#) IEEE JNL
- ☐ **13. Design of high performance two stage CMOS cascode op-amps with stable biasi**
Mandal, P.; Visvanathan, V.;
VLSI Design, 1996. Proceedings., Ninth International Conference on
3-6 Jan. 1996 Page(s):234 - 237
[AbstractPlus](#) | Full Text: [PDF\(324 KB\)](#) IEEE CNF
- ☐ **14. A 1.8 V pseudo-differential switched-capacitor amplifier**
Gunay, Z.S.; Soenen, E.G.; Embabi, S.; Sanchez-Sinencio, E.;
Custom Integrated Circuits Conference, 1998., Proceedings of the IEEE 1998
11-14 May 1998 Page(s):373 - 376
[AbstractPlus](#) | Full Text: [PDF\(324 KB\)](#) IEEE CNF
- ☐ **15. Linearization of CMOS LNA's via optimum gate biasing**
Aparin, V.; Brown, G.; Larson, L.E.;
Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Sympos
Volume 4, 23-26 May 2004 Page(s):IV - 748-51 Vol.4

[AbstractPlus](#) | Full Text: [PDF\(319 KB\)](#) IEEE CNF

- ☐ **16. 42% high-efficiency two-stage HBT power-amplifier MMIC for W-CDMA cellular p**
Iwai, T.; Kebayashi, K.; Nakasha, Y.; Miyashita, T.; Ohara, S.; Joshin, K.;
Microwave Theory and Techniques, IEEE Transactions on
Volume 48, Issue 12, Dec. 2000 Page(s):2567 - 2572
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(140 KB\)](#) IEEE JNL
- ☐ **17. A 1-Gb/s, 0.7- μ m CMOS optical receiver with full rail-to-rail output swing**
Ingels, M.; Steyaert, M.S.J.;
Solid-State Circuits, IEEE Journal of
Volume 34, Issue 7, July 1999 Page(s):971 - 977
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(276 KB\)](#) IEEE JNL
- ☐ **18. Statistical techniques for the computer-aided optimization of analog integrated c**
Michael, C.; Hua Su; Ismail, M.; Kankunnen, A.; Valtonen, M.;
Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [:
and Systems I: Regular Papers, IEEE Transactions on]
Volume 43, Issue 5, May 1996 Page(s):410
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(368 KB\)](#) IEEE JNL
- ☐ **19. Practical charge-transfer amplifier design architectures for low-power flash A/D (**
Marble, W.J.; Kotani, K.; Petrie, C.S.;
Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and S
Fundamental Theory and Applications, IEEE Transactions on]
Volume 51, Issue 11, Nov. 2004 Page(s):2157 - 2164
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(496 KB\)](#) IEEE JNL
- ☐ **20. Yield and speed optimization of a latch-type voltage sense amplifier**
Wicht, B.; Nirschl, T.; Schmitt-Landsiedel, D.;
Solid-State Circuits, IEEE Journal of
Volume 39, Issue 7, July 2004 Page(s):1148 - 1158
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(712 KB\)](#) IEEE JNL
- ☐ **21. A low-voltage BiMOS op amp**
Schade, O.H.; Kramer, E.J.;
Solid-State Circuits, IEEE Journal of
Volume 16, Issue 6, Dec 1981 Page(s):661 - 668
[AbstractPlus](#) | Full Text: [PDF\(1056 KB\)](#) IEEE JNL
- ☐ **22. Understanding linearity in wireless communication amplifiers**
Struble, W.; McGrath, F.; Harrington, K.; Nagle, P.; Rand, S.;
Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1996. Technical Digest 199
3-6 Nov. 1996 Page(s):295 - 298
[AbstractPlus](#) | Full Text: [PDF\(412 KB\)](#) IEEE CNF
- ☐ **23. A low-offset class-AB CMOS operational amplifier**
Chan, P.K.; Siek, L.; Tay, H.C.; Su, J.H.;
Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva. The 2000 IEEE Intern
Symposium on
Volume 3, 28-31 May 2000 Page(s):455 - 458 vol.3
[AbstractPlus](#) | Full Text: [PDF\(364 KB\)](#) IEEE CNF
- ☐ **24. 1-V operational amplifier with rail-to-rail input and output ranges**
Fonderie, J.; Maris, M.M.; Schnitger, E.J.; Huijsing, J.H.;
Solid-State Circuits, IEEE Journal of
Volume 24, Issue 6, Dec. 1989 Page(s):1551 - 1559

[AbstractPlus](#) | Full Text: [PDF\(800 KB\)](#) [IEEE JNL](#)



25. Non-stationary noise responses of some fully differential on-chip readout circuit CMOS image sensors

Degerli, Y.; Lavernhe, F.; Magnan, P.; Farre, J.;
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [s
and Systems II: Express Briefs, IEEE Transactions on]
Volume 46, Issue 12, Dec. 1999 Page(s):1461 - 1474

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(548 KB\)](#) [IEEE JNL](#)

[View Selected Items](#)

View: 1-

indexed by
 Inspec®

[Help](#) [Contact Us](#) [Privacy & :](#)

© Copyright 2005 IEEE –

